


5 V low drop voltage regulator

Features

Max DC supply voltage	Vs	40 V
Max output voltage tolerance	ΔV_0	+/-2%
Max dropout voltage	V_{dp}	500 mV
Output current	I ₀	300 mA
Quiescent current	I _{qn}	5 μΑ ⁽¹⁾ 55 μΑ ⁽²⁾

- 1. Typical value with regulator disabled.
- 2. Typical value with regulator enabled.
- Operating DC supply voltage range 5.6 V to 40 V
- Low dropout voltage
- 300 mA current capability
- Low quiescent current
- Very low consumption mode
- Precision output voltage 5 V +/- 2%
- Reset circuit sensing the output voltage
- Programmable reset pulse delay with external capacitor
- Early warning
- Very wide stability range with low value output capacitor
- Thermal shutdown and short circuit protection
- Wide temperature range (T_i = -40 °C to 150 °C)
- Enable input for enabling / disabling the voltage regulator



Description

L5300GJ is a low dropout linear regulator with microprocessor control functions such as power on reset, low voltage reset, early warning, ON/OFF control. Typical quiescent current is 55 μ A in very low output current mode and enabled regulator. It drops to 5 μ A with not enabled regulator.

On-chip trimming results in high output voltage accuracy (2%). Accuracy is kept over wide temperature range, line and load variation. Early warning circuit monitors the input voltage and compares it with an internal voltage reference.

The maximum input voltage is 40 V. The maximum output current is internally limited.

Internal temperature protection disables the voltage regulator output. In addition, only low value ceramic capacitor on output is required for stability (equal or above 220 nF).

Table 1. Device summary

Packago	Orde	r codes
Package	Tube	Tape and reel
PowerSSO-12	L5300GJ	L5300GJTR

Contents L5300GJ

Contents

1	Bloc	k diagram and pins description	5
2	Elec	trical specifications	7
	2.1	Absolute maximum ratings	7
	2.2	Thermal data	7
	2.3	Electrical characteristics	8
	2.4	Electrical characteristics curves	1
3	App	lication information	5
	3.1	Voltage regulator	5
	3.2	Reset 1	7
	3.3	Early warning	7
	3.4	Enable 1	8
4	Pack	rage and PCB thermal data1	9
5	Pack	kage and packing information	2
	5.1	ECOPACK® · · · · · · · · · · · · · · · · · · ·	22
	5.2	PowerSSO-12 mechanical data	2
	5.3	PowerSSO-12 packing information	4
6	Revi	sion history	5

L5300GJ List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Pins description	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	7
Table 5.	General	8
Table 6.	Reset	
Table 7.	Early warning	9
Table 8.	Enable	
Table 9.	PowerSSO-12 thermal parameter	. 21
Table 10.	PowerSSO-12 mechanical data	. 23
Table 11.	Document revision history	. 25

List of figures L5300GJ

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	6
Figure 3.	Output voltage vs T _j	11
Figure 4.	Output voltage vs V _S	11
Figure 5.	Output voltage vs V _{En} .	11
Figure 6.	Drop voltage vs. output current	. 11
Figure 7.	Current consumption vs. output current	
Figure 8.	Current consumption vs. output current (at light load condition)	. 11
Figure 9.	Current consumption vs input voltage (I _o = 0.1 mA)	
Figure 10.	Current consumption vs input voltage (I _o = 100 mA)	. 12
Figure 11.	Current limitation vs T _j	
Figure 12.	Current limitation vs input voltage	. 12
Figure 13.	Short-circuit current vs T _j	12
Figure 14.	Short-circuit current vs input voltage	. 12
Figure 15.	V _{En_high} vs T _j	13
Figure 16.	V _{En_low} vs T _j	
Figure 17.	V _{Rhth} vs T _j	
Figure 18.	V _{Rlth} vs T _j .	13
Figure 19.	V _{EWi_thh} vs T _j	13
Figure 20.	V _{EWi_thI} vs T _j .	13
Figure 21.	I_{cr} vs T_j	
Figure 22.	I_{dr} vs T_{j}	
Figure 23.	Application schematic	. 15
Figure 24.	Stability region	
Figure 25.	Maximum load variation response	. 16
Figure 26.	Reset time diagram	
Figure 27.	Early warning time diagram	
Figure 28.	PowerSSO-12 PC board ⁽¹⁾	
Figure 29.	Rthj-amb Vs. PCB copper area in open box free air condition	
Figure 30.	PowerSSO-12 thermal impedance junction ambient single pulse	
Figure 31.	Thermal fitting model of Vreg in in PowerSSO-12	
Figure 32.	PowerSSO-12 package dimensions	
Figure 33.	PowerSSO-12 tube shipment (no suffix)	
Figure 34.	PowerSSO-12 tape and reel shipment (suffix "TR")	. 24

1 Block diagram and pins description

Figure 1. **Block diagram** ۷s Vo START - UP Vos Power Driver VOLTAGE REFERENCE Thermal Current Shutdown limiter Res Low Voltage Vcr Reset EWo EWi GND

TAB = Substrate

NC 1

Res 2

Vor 3

GND 4

Vos 5

Vo 6

TAB = Substrate

12 EW_o

11 NC

9 E_n

7 V_s

Figure 2. Configuration diagram (top view)

Table 2. Pins description

Table 2.	Pins description	
N°	Name	Function
1	NC	Not connected
2	R _{es}	Reset output. Internally connected to V_o through a 20 K Ω pull up resistor. This pin is pulled low when $V_o < V_{o_th}$. Keep open if not needed
3	V _{cr}	Reset delay. Connect an external capacitor between $V_{\rm cr}$ pin and ground to adjust the reset delay time. Keep open if not needed
4	GND	Ground reference
5	V _{os}	Regulator output voltage sensing (connect to V _o)
6	Vo	5 V regulated output. Block to GND with a ceramic capacitor ($C_o \ge 220~\text{nF}$ for regulator stability)
7	V _S	Supply voltage, block directly to GND on the IC with a capacitor
8	NC	Not connected
9	E _n	Enable input. A high signal switches the regulator ON. Connect to V_{S} if not needed
10	EWi	Early warning input. This pin monitors the V_S voltage level through a resistor divider. Connect to V_S if not needed
11	NC	Not connected
12	EW _o	Early warning output. Internally connected to V_0 through 20 K Ω pull up resistor. This pin is pulled low when EW $_i$ is below bandgap reference voltage. Keep open if not needed
-	TAB	TAB is connected to the substrate of the chip: connect to GND or leave open (see <i>Figure 2</i>).

2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 3: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{sdc}	DC supply voltage	-0.3 to 40	V
I _{Vsdc}	Input current	Internally limited	
V _{odc}	DC output voltage	-0.3 to 6	V
I _{Vodc}	DC output current	Internally limited	
V _{od Res}	Open drain output voltage R _{es}	-0.3 to V _{odc} + 0.3	V
I _{od Res}	Open drain output current R _{es}	Internally limited	
V _{od EWo}	Open drain output voltage EW _o	-0.3 to V _{odc} + 0.3	V
I _{od EWo}	Open drain output current EW _o	Internally limited	
V _{cr}	V _{cr} voltage	-0.3 to V _o + 0.3	V
V _{EWi}	Early warning input voltage	-0.3 to 40	V
V _{En}	Enable input	-0.3 to 40	V
T _j	Junction temperature	-40 to 150	°C
V _{ESD HBM}	ESD HBM voltage level (HBM-MIL STD 883C)	+/- 2	kV
V _{ESD CDM}	ESD CDM voltage level (CDM AEC-Q100-011)	+/- 750	V

2.2 Thermal data

Table 4. Thermal data (1)

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction to case: PowerSSO-12	8	°K/W
R _{thj-amb}	Thermal resistance junction to ambient: PowerSSO-12	48	°K/W

The values quoted are for PCB 77mm x 86 mm x 1.6mm, FR4, double layer with thermal vias (one copper heatsink layer, thickness 0.070 mm, area 8 cm²).

2.3 Electrical characteristics

Values specified in this section are for V_S = 5.6 V to 31 V, T_j = -40°C to 150°C unless otherwise stated.

Table 5. General

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Vo	V _{o_ref}	Output voltage	V _S = 8 V to 18 V; I _o = 8 mA to 300 mA	4.9	5.0	5.1	V
Vo	V _{o_ref}	Output voltage	$V_S = 5.6 \text{ V to } 31\text{V};$ $I_o = 8 \text{ mA to } 300 \text{ mA}$	4.85	5.0	5.15	٧
Vo	V _{o_ref}	Output voltage	$V_S = 5.6 \text{ V to } 31 \text{ V};$ $I_o = 0.1 \text{ mA to } 8 \text{ mA}$	4.75	5.0	5.25	٧
V _o	I _{short}	Short circuit current	V _S = 13.5 V	0.8	1.8	2.6	Α
V _o	l _{lim}	Output current capability ⁽¹⁾	V _S = 13.5 V	0.6	1.6	2.5	Α
V _S , V _o	V _{line}	Line regulation voltage	$V_S = 6 \text{ V to } 28 \text{ V};$ $I_o = 60 \text{ mA}$			40	mV
V _o	V_{load}	Load regulation voltage	$V_S = 13.5 \text{ V};$ $I_o = 8 \text{ mA to } 300 \text{ mA};$ $T_j = 25 \text{ °C}$			40	mV
			$V_S = 8 \text{ V to } 18 \text{ V};$ $I_o = 8 \text{ mA to } 300 \text{ mA}$			55	
V _S , V _o	V_{dp}	Drop voltage (2)	I _o = 300 mA			500	mV
V _S , V _o	SVR	Ripple rejection	f _r = 100 Hz ⁽³⁾		60		dB
Vo	I _{oth_H}	Normal consumption mode output current		8			mA
V _o	I _{oth_L}	Very low consumption mode output current				1.1	mA
V _o	I _{oth_Hyst}	Output current switching threshold hysteresis	V _S = 13.5 V; T _j = 25 °C		0.8		mA
V _S , V _o	I _{qs}	Current consumption with regulator disabled $lqs = l_{Vs} - l_o$	$V_S = 13.5 \text{ V}; E_n = \text{low}$		5	10	μΑ
V _S , V _o	I _{qn_1}	Current consumption with regulator enabled $Iqn_1 = I_{Vs} - I_o$	$V_S = 13.5 \text{ V};$ $I_o = 0.1 \text{ mA to 1mA};$ $E_n = \text{high}$		55	80	μΑ
V _S , V _o	I _{qn_300}	Current consumption with regulator enabled $Iqn_300 = I_{Vs} - I_o$	$V_S = 13.5 \text{ V};$ $I_o = 300 \text{ mA}; E_n = \text{high}$		3	4.2	mA
	T _w	Thermal protection temperature		150		190	°C
	T _{w_hy}	Thermal protection temperature hysteresis			10		°C

^{1.} Measured output current when the output voltage has dropped 100 mV from its nominal value obtained at 13.5 V and $I_0 = 75$ mA.

- 2. $V_S V_O$ measured dropout when the output voltage has dropped 100 mV from its nominal value obtained at 13.5V and $I_O = 75$ mA.
- 3. Guaranteed by design.

Table 6. Reset

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{es}	V _{Res_I}	Reset output low voltage	$R_{ext} = 5 \text{ k}\Omega; V_0 > 1 \text{ V}$			0.4	V
R _{es}	IRes_lkg	Reset output high leakage current	V _{Res} = V _{out}			1	μΑ
R _{es}	Rres	Pull-up internal resistance	Versus V _o	10	20	40	kΩ
R _{es}	V _{o_th}	V _o out of regulation threshold	V _o decreasing	6	8	10	%below V _{o_ref}
V _{cr}	V_{Rlth}	Reset timing low threshold	V _S = 13.5 V	15	18	22	% V _{o_ref}
V _{cr}	V _{Rhth}	Reset timing high threshold	V _S = 13.5 V	47	50	53	% V _{o_ref}
V _{cr}	I _{cr}	Charge current	V _S = 13.5 V	10	20	30	μΑ
V _{cr}	I _{dr}	Discharge current	V _S = 13.5 V	10	20	30	μΑ
R _{es}	T _{rr}	Reset reaction time				2	μs
R _{es}	T _{rd}	Reset delay time	$V_S = 13.5 \text{ V}; C_{tr} = 1 \text{ nF}$	2	4	6	ms

Table 7. Early warning

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
EWi	E _{wi_th_low}	EW input low threshold voltage		2.35	2.50	2.65	V
EWi	E _{wi_th_high}	EW input high threshold voltage		2.42	2.57	2.72	V
EWi	E _{wi_th_hyst}	EW input threshold hysteresis			70		mV
EWi	I _{EWi_lkg}	EW input leakage current	$V_{EWi} = 0 \text{ V; } V_S > 3 \text{ V}$	-1		1	μΑ
EWo	R _{EWo}	Pull-up internal resistance	Versus V _o	10	20	40	kΩ
EWo	E _{Wo_lv}	EW output low voltage (with external pull up)	$V_{EWi} < 2.35 \text{ V};$ $V_{S} > 4 \text{ V}; R_{ext} = 5 \text{ k}\Omega$			400	mV
EW _o	I _{Wo}	EW output leakage	V _{EWo} = 5 V			1	μΑ

Table 8. Enable

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
En	V _{En_low}	E _n input low voltage				1	V
En	V _{En_high}	E _n input high voltage		3			٧

577

Table 8. Enable (continued)

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
E _n	V _{En_hyst}	E _n input hysteresis			500		mV
E _n	I_leak	Pull-down current	V _{En} = 5 V		3	10	μΑ

2.4 Electrical characteristics curves

Figure 3. Output voltage vs T_i




Figure 4. Output voltage vs V_S




Figure 5. Output voltage vs V_{En}




Figure 6. Drop voltage vs. output current





Figure 7. Current consumption vs. output current

Figure 8. Current consumption vs. output current (at light load condition)







Figure 9. Current consumption vs input voltage ($I_0 = 0.1 \text{ mA}$)

Figure 10. Current consumption vs input voltage ($I_0 = 100 \text{ mA}$)







Figure 11. Current limitation vs T_i

Figure 12. Current limitation vs input voltage








Figure 13. Short-circuit current vs Ti

Figure 14. Short-circuit current vs input voltage






12/27 Doc ID 15480 Rev 6

Figure 15. V_{En_high} vs T_j

Figure 16. V_{En_low} vs T_i







Figure 17. V_{Rhth} vs T_j

Figure 18. V_{Rlth} vs T_i







Figure 19. V_{EWi_thh} vs T_j

Figure 20. V_{EWi_thl} vs T_j







Figure 21. I_{cr} vs T_j

Figure 22. I_{dr} vs T_j




3 Application information

3.1 Voltage regulator

The voltage regulator uses a p-channel mos transistor as a regulating element. With this structure a very low dropout voltage at current up to 300 mA is obtained. The output voltage is regulated up to input supply voltage of 40 V. The high-precision of the output voltage (2%) is obtained with a pre-trimmed reference voltage. The voltage regulator automatically adapts its own quiescent current to the output current level. In light load conditions the quiescent current goes down to 55 μ A only (low consumption mode). This procedure features a certain hysteresis on the output current (see *Figure 8*). Short-circuit protection to GND and a thermal shutdown are provided.

Figure 23. Application schematic



The input capacitor $C_1 \geq 100~\mu F$ is necessary as backup supply for negative pulses which may occur on the line. The second input capacitor $C_2 \geq 220~nF$ is needed when the C_1 is too distant from the V_S pin and it compensates smooth line disturbances. The C_0 ceramic capacitor, connected to the output pin, is for bypassing to GND the high-frequency noise and it guarantees stability even during sudden line and load variations. Suggested value is $C_0 = 220~nF$ with ESR $\geq 100~m\Omega$.

Stability region is reported in Figure 24.

Figure 24. Stability region





Figure 25. Maximum load variation response



3.2 Reset

The reset circuit monitors the output voltage V_o . If the output voltage becomes lower than V_{o_th} then R_{es} goes low with a delay time (t_{rr}) . When the output voltage becomes higher than V_{o_th} then R_{es} goes high with a delay time T_{rd} . This delay is obtained by 32 periods of oscillator.

The oscillator period is given by:

Equation 1

$$T_{osc} = [(V_{Rhth} - V_{Rlth}) \times C_{tr}] / I_{cr} + [(V_{Rhth} - V_{Rlth}) \times C_{tr}] / I_{dr}$$

where:

I_{cr} = 20 μA is an internally generated charge current,

I_{dr} = 20 μA is an internally generated discharge current,

 V_{Rhth} = 2.5 V (typ) and V_{Rlth} = 0.95 V (typ) are two voltage thresholds,


Ctr is an external capacitor to be put between Vcr pin and GND.

Reset pulse delay T_{rd} is given by:

Equation 2

$$T_{rd} = 32 \times T_{osc}$$

Figure 26. Reset time diagram



3.3 Early warning

This circuit compares the EW_i input signal with the internal voltage reference (typically 2.5 V). The use of an external voltage divider makes the comparator very flexible in the application. This function can be used to supervise the supply input voltage either before or after the protection diode and to give additional information to the microprocessor such as low voltage warnings.





Figure 27. Early warning time diagram

3.4 Enable

L5300GJ is also provided with an enable input, a high signal switches the regulator ON. In standby mode the output is disabled and the current consumption of the device (quiescent current) is less than 10 μ A.


4 Package and PCB thermal data

Figure 28. PowerSSO-12 PC board⁽¹⁾



1. Layout condition of R_{th} and Z_{th} measurements (PCB: double layer, thermal vias, FR4 area = 77 mm x 86 mm, PCB thickness = 1.6 mm, Cu thickness = 70 μ m (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm).

Figure 29. R_{thi-amb} Vs. PCB copper area in open box free air condition



5/




Figure 30. PowerSSO-12 thermal impedance junction ambient single pulse

Equation 3: pulse calculation formula

where $\delta = t_P/T$




Table 9. PowerSSO-12 thermal parameter


Area (cm ²)	Footprint	2	8
R1 (°C/W)	1.2		
R2 (°C/W)	6		
R3 (°C/W)	7		
R4 (°C/W)	10	10	9
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.0008		
C2 (W.s/°C)	0.0016		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

5.2 PowerSSO-12 mechanical data




477

Table 10. PowerSSO-12 mechanical data


Coursels at	Millimeters			
Symbol	Min.	Тур.	Max.	
А	1.250		1.620	
A1	0.000		0.100	
A2	1.100		1.650	
В	0.230		0.410	
С	0.190		0.250	
D	4.800		5.000	
Е	3.800		4.000	
е		0.800		
Н	5.800		6.200	
h	0.250		0.500	
L	0.400		1.270	
k	Oō		8º	
Х	2.200		2.800	
Y	2.900		3.500	
ddd			0.100	

5.3 **PowerSSO-12 packing information**

Figure 33. PowerSSO-12 tube shipment (no suffix)



PowerSSO-12 tape and reel shipment (suffix "TR")



24/27 Doc ID 15480 Rev 6 L5300GJ Revision history

6 Revision history

Table 11. Document revision history

Date	Revision	Changes
09-Aug-2007	1	Initial release.
17-Sep-2008	2	Changed rev. numbering according with new "Target" standard. Updated quiescent currents on Features table. Updated Description on cover page. Changed Figure 1: Block diagram. Updated Figure 2: Configuration diagram (top view): - added pin names. Updated Table 2: Pins description: - changed pin 5 from NC to Vos Added values to Table 4: Thermal data. Updated Table 5: Generi: - updated test condition on Voref - changed Ishort values - updated test condition on Vine - updated test condition on Vine - updated test condition on Vine - updated test condition on Vores - updated Ioth_H - Inserted Ioth_H - Inserted Ioth_Hyst Updated Table 6: Reset: - updated test condition on Vores - updated Table 6: Reset: - updated Table 6: Reset: - updated test condition on Vores - updated test condition on Vores - deleted test condition on Irr - changed Trd values Updated Table 7: Early warning: - updated test condition on Ewolv - updated test condition on Ileak Updated Table 8: Enable: - changed typ. value on Venlyst - updated Table 8: Enable: - changed typ. value on Venlyst - updated Chapter 3: Application information - deleted Figure 3: Behavior of output current versus regulated voltage Vorupdated Section 3.2: Reset - updated Section 3.4: Enable - Added Chapter 4: Package and PCB thermal data Updated Table 10: PowerSSO-12 mechanical data: - changed slug dimensions - Io = 1 to 300 mA

Revision history L5300GJ

Table 11. Document revision history (continued)

Date	Revision	Changes
13-Mar-2009	3	Table 2: Pins description - V _{os} : changed function Table 6: Reset - IRes_lkg: deleted V _{Res} = 5 V from Test condition - V _{o_th} : deleted Io = 1 mA to 300 mA from Test condition - V _{Rith} : changed min/typ/max values - T _{rd} : changed min/typ/max values Section 3.2: Reset - V _{Rith} : changed coefficient Section 3.4: Enable - Replaced 5 μA with10 μA
07-Dec-2009 4		Updated corporate template (from V2 to V3) Updated features list. Updated Figure 2: Configuration diagram (top view) Table 2: Pins description - Added new row Table 5: General - I _{short} : changed min/typ/max value - I _{lim} : changed min/typ/max value - V _{line} : changed Test conditions - V _{load} : changed max value for Vs = 8 V to 18 V, added new row Table 6: Reset - V _{Rith} : changed min/typ value Table 8: Enable - I _{leak} : changed typ value Section 3.3: Early warning - changed typical internal voltage reference value (from 1.23 V to 2.5 V) Added Section 2.4: Electrical characteristics curves. Updated Chapter 3.1: Voltage regulator.
27-Jan-2012	5	Updated Figure 23: Application schematic and Figure 24: Stability region.
07-Feb-2012	6	Modified Figure 24: Stability region on page 16.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

